Final specifications

design specification

Table design specification
symboldescriptionvalueunits
$B$Achieved -3dB Bandwidth$1.129 \cdot 10^{6}$$\mathrm{Hz}$
$B_{n}$Achieved noise bandwidth$1.773 \cdot 10^{6}$$\mathrm{Hz}$
$C_{min}$Minimum capacitance $C$$4.142 \cdot 10^{-11}$$\mathrm{F}$
$C_{sel}$Selected capacitance $C$$4.7 \cdot 10^{-11}$$\mathrm{F}$
$R_{max}$Maximum resistance $R$$3837.0$$\mathrm{\Omega}$
$R_{sel}$Selected resistance $R$$3000$$\mathrm{\Omega}$
$V_{n}$Achieved RMS output noise$9.388 \cdot 10^{-6}$$\mathrm{V}$
$\tau_{s}$Achieved $n_s$ bit settling time$7.819 \cdot 10^{-7}$$\mathrm{s}$

performance specification

Table performance specification
symboldescriptionvalueunits
$n_{s}$Number of bits for $\tau_{n_s}$$8$
$\tau_{n s}$Maximum n-bit settling time$1.0 \cdot 10^{-6}$$\mathrm{s}$
$v_{n max}$Maximum RMS output voltage noise$1.0 \cdot 10^{-5}$$\mathrm{V}$

Go to RCnetwork_index

SLiCAP: Symbolic Linear Circuit Analysis Program, Version 2.0.1 © 2009-2024 SLiCAP development team

For documentation, examples, support, updates and courses please visit: analog-electronics.tudelft.nl

Last project update: 2024-10-21 14:35:10