

# Specification

## Functional

The DAB receive signal (174-240MHz) is taken from a short rod antenna. This signal should be amplified up to a level that it can be converted by an RF ADC. In the frequency range of interest, the impedance of the short rod antenna can be represented by the series connection of a linear resistor (40ohm) and a linear capacitor (4pF). The peak open circuit voltage at the antenna output is 25mV. The input impedance of the ADC equals 1pF, it has a single-ended input. Its full-scale input voltage is 0.5V<sub>pp</sub>.

## Performance


- The spectral density of the noise at the input of the ADC should be less than 10nV/rt(Hz)
  - The bandwidth should be adequate and a flat frequency response is desired
  - The intermodulation distortion should be less than -80dB for input signal levels up to 20mV<sub>p</sub>
  - The mid-band gain accuracy should be better than 20%
- ## Environment
- The operating temperature ranges from 0 to 70 degrees Celsius
- ## Cost Factors
- The amplifier should be realized in CMOS18 technology: f<sub>Tmax</sub>=80GHz
  - The power dissipation should be less than 15mW
  - A temperature compensated low-noise current reference source of 0.1mA is available
  - The power supply voltage ranges from 1.75 to 1.85V

## Discussion and interpretation of the specifications


- The spectral density of the source-referred noise should be less than 1nV/rt(Hz). Over the frequency range of interest this amounts to 8.12uV RMS total source-referred noise and 81.2uV ADC input noise.
- The amplifier gain should be 20dB (10x), this maps the peak antenna output signal to the ADC input voltage range.
- An intermodulation distortion test bench is not given, we will use two tones of 10mV peak with frequencies of 200 and 210 MHz and measure the IM3 levels
- The peak load current amounts about 380uA (1pF, 240MHz, 250mV<sub>p</sub>)
- The maximum available supply current is about 8mA (1.85V, 15mW)

# Design of amplifier type

R-feedback voltage amplifier    C- feedback voltage amplifier



## C-feedback transimpedance amplifier



## Discussion and selection of the amplifier type

	1	2	3	Notes
noise	-	+	+	1. The feedback resistors in amplifier 1 adversely affect the noise performance and the power efficiency
bandwidth	+	+	+	2. A possible nonlinear input capacitance of the controller adversely affects the distortion (ESD protection)
distortion	+	-	++	3. The accuracy of the gain of the transimpedance amplifier is limited by the tolerance of the capacitor
accuracy	+	+	-	4. The transimpedance amplifier has less feedback elements and has, at this stage the lowest complexity
power	-	+	+	
complexity	-	-	+	

↑ best score

# Controller design

## Design of the input stage



### Noise design considerations

- Input stage type: CS or balanced (minimum influence of noise of other stages)
- A single stage input device requires less current for the same noise performance
- As a starting point, we will assign half of the current budget for the input stage and the other half to the output stage, optimization can be done later.

## SLICAP noise model

### SLICAP schematic for design of the noise performance

The influence of the feedback capacitance on the noise performance of the amplifier can be evaluated as if it is connected in parallel with the source.



Source-referred noise spectrum in V/rt(Hz) for an NMOS with:  
 - ID=4mA  
 - L=180nm  
 - W=50um  
 - M=15 (W<sub>eff</sub>=750um)

Source-referred RMS noise for an NMOS with:  
 - ID=4mA  
 - L=180nm  
 - W=50um  
 - M=6...18 (W<sub>eff</sub>=M\*W)

## Noise design conclusion

- A current budget for the input transistor of about 4mA is OK
- With this budget, the effective width may vary over a wide range. This leaves room for optimization at a later stage.
- The transistor operates in moderate inversion for a low 1/f noise
- With M=15 we have: IC=1.5, FT=7.8GHz, gm=64mS, Cgs=0.98pF and Cgd=225fF

## Design of the output stage


### Load drive requirement considerations

- The output stage should be a CS stage or its balanced version. If so preceding stages minimally contribute to the distortion
- The load drive requirement is about 600uA, (including the current through Cf). This current can be delivered by the input stage: a single-stage solution may be possible.

## Single-stage solution

### Bandwidth design considerations

- The bandwidth of a single-stage solution is adequate if its loop gain poles product is equal or greater than the required low-pass cut-off frequency of the amplifier



Note: At this stage we will ignore the effect of the gate-drain capacitance and of the output resistance of the stage. These effects can be reduced by using a cascode stage.

The loop gain pole product of this single-stage solution is:



$$LP = \frac{1}{2\pi \cdot C_f \cdot \frac{g_m}{s(C_{gs} + C_s)}} = 560\text{MHz}$$

Note: The influence of Ri on the LP product can be ignored in the frequency band of interest.

The bandwidth of the single-stage solution appears to be OK.

We will check the results with a cascoded stage with both SLICAP and SPICE.

## SLICAP circuit



# Design of an active antenna for DAB receivers

## SIMetrix circuit

Single-stage amplifier with ideal biasing circuitry:  
 - Drain current fixed by negative feedback biasing  
 - DC output voltage defined by V<sub>GS</sub> and V<sub>2</sub>.

