

Stages for CMOS Controller Design

The method

Derive stages from basic amplifier stage through application of error-reduction techniques

Understand basic amplification with single transistor

- The biased CS stage
- Behavior of the intrinsic CS stage (ideal drive and load conditions)
- * Static nonlinear behavior and design of voltage and current drive capability
- * Dynamic nonlinear behavior
- * Dynamic small-signal behavior
- * Noise behavior
- Behavior of the CS stage when connected between a source and a load
- * Small-signal dynamic behavior
- * Noise behavior and optimization of the noise behavior

Understand in which way the performance of a stage can be changed

- Change of operating point (design parameters: I and V)
- Change of geometry (design parameters: W and L)

through application of error reduction techniques

- Application of balancing techniques: differential pair and push-pull stage
- Application of direct negative feedback: the CD and the CG stage
- Application of indirect negative feedback: the current mirror and the voltage mirror

CS basic amplifier stage


The biased CS stage

Output port biased for performance

- Input stage: noise
- Output stage: drive capability
- Intermediate stages:
- * Drive capability
- * Contribution to:
- LP product
- Differential error to gain ratio

Bias sources at input port depend on device characteristics

- Can be determined by SPICE
- Biasing of particular device at simulation temperature correct for all resistive port terminations






Behavior of the intrinsic CS stage


Static nonlinear behavior

- All curves pass through the origin
- Current sink capability exceeds current source capability (latter one limited by bias current)


- Modeling of nonlinear effects is shown
- Other static transfers are not shown:
- * Input resistance is infinite
- * DC current gain is infinite
- * DC current to voltage transfer is infinite



Dynamic nonlinear behavior



Noise behavior



Device scaling

MOS Scaling parameters


- W width
- L length
- k fingers
- m devices

Effective width: $W_{eff} = 2kmW$ source terminal always shared

- * Current-drive capability @ available V_{gs}
- * Optimization of noise performance
- * Optimization of device matching

Behavior of the CS stage between source and load

Small-signal dynamic behavior when driven/terminated from/with parallel RC



- Qualitative description of the dynamic behavior (transimpedance gain)
1. If $C_r=0$, the circuit has two poles; associated with the two RC networks.
 2. If C_r is small with respect to the other capacitances, C_r will not affect the product of the poles
- The sum of the poles will be increased (Miller effect): one pole is closer to the origin, thus the other moves towards a higher frequency. This is called pole-splitting (due to capacitive feedback)

- A positive zero is found at: $s = \frac{g_m}{C_{gd}}$

Pole-splitting can be used for frequency compensation. Undesired pole-splitting may be a cause for bandwidth reduction in a feedback amplifier. This is the case if the high frequency pole is split out of the dominant group.

Optimization of the noise performance of a CS stage for a resistive source and for high frequencies (no 1/f noise)


$$S_{v_{n,R_s}} = 4kTR_s$$

$$S_{i_n} = 4kTn\Gamma g_m \left(1 + \frac{f_c}{f}\right)$$

$$S_{i_{n,G}} = 2qIG$$

$$B = -\frac{1}{g_m}$$

$$D = -\frac{sC_{gs}}{g_m} = -\frac{s}{2\pi f_T}$$




$$S_{V_n} = 4kT \left(R_s + \frac{n\Gamma}{g_m} \right) \left(1 + \frac{f_c^2}{f^2} \right)$$

$$F_{opt} = \left(1 + \frac{n\Gamma}{\sqrt{3}f_T} \sqrt{\frac{f_{max}^3 - f_{min}^3}{f_{max} - f_{min}}} \right)^2$$


Balanced stages

Anti-series connected stages: differential pair


Concept 3- or 4-terminal networks



Small-signal equivalent



Equivalent noise model



Behavioral modifications

Topology

- 4-terminal
- Behavior approximates that of natural two-port

Biasing



- Common-mode current sources only

Large signal static behavior

- Even terms cancel
- Limiting current characteristic

Small-signal dynamic

- Transmission coefficients A and D equal those of constituting elements
- Coefficient B twice as large
- Coefficient C half



- Noise Behavior
- Voltage noise spectrum twice as large
 - Current noise spectrum half that of constituting elements

Complementary parallel stage: push-pull stage

Topology

- Can be used as 4-terminal with split-signal output, but not a natural two-port

Biasing

- Common-mode voltage sources only

Large signal static behavior



- Even terms cancel
- Expanding current characteristic
- Imperfect balancing PMOS and NMOS

Small-signal dynamic



- Transmission coefficients A and D equal those of constituting elements
- Coefficient B half
- Coefficient C twice as large

Noise Behavior

- Voltage noise spectrum half that of constituting elements
- Current noise spectrum twice as large





Complementary stages



Local feedback stages

Basic nullor implementations




- Local feedback stages
- Feedback with a basic amplifier stage as controller
 - 3 terminal controller:
 - * CS stage
 - * Complementary-parallel stage
 - 4-terminal controller:
 - * Anti-series stage

The CD stage or source follower

Non-energetic feedback unity-gain voltage amplifier


- Behavioral modifications through application of negative feedback:
 - * Nonenergetic: equivalent input noise sources equal those of its CS stage controller
 - * Parallel voltage sensing: decreases output impedance
 - * Series voltage comparison: increases input impedance
- Feedback not effective if sensing or comparison not possible:
 - * Output shorted
 - * Input current-driven
- Back-gate effect reduces loop gain
- Poles may be complex with capacitive load



The CG stage


Non-energetic feedback unity-gain current amplifier

- Behavioral modifications through application of negative feedback:
 - * Nonenergetic: equivalent input noise sources equal those of CS stage
 - * Series current sensing: increases output impedance
 - * Parallel current comparison: decreases input impedance
- Feedback not effective if sensing or comparison not possible:
 - * Output left open
 - * Input voltage-driven
- Back-gate effect increases loop gain
- In practice a large loop gain if driven from and terminated with a CS stage



Cascode stages

- CS-CG or CE-CB cascade = cascode stage
- Elimination of pole-splitting (shorted CS or CE stage)
 - Approximate unilateral behavior
 - High output impedance
 - Non dominant pole of CG or CB stage at f_T
 - Almost ideal CS or CE stage



Balanced cascode stage

- Best possible single-stage nullor implementation
- Best possible single-stage natural two-port approximation
- Approximate unilateral behavior
- High output impedance
- Non dominant pole of balanced CG or CB stage at f_T

