


CS stage Noise Design

MOS noise model

Biased CS stage with intrinsic noise sources




$$S_{id} = 4kTn\Gamma g_m \left(1 + \frac{f_\ell}{f}\right)$$

$$S_{ig} = 2qI_G$$

$$f_\ell = \frac{\pi K_F}{3kTn\Gamma} f_T = \alpha f_T$$


$$B = -\frac{1}{g_m}$$

$$D = -\frac{2}{\omega_T}$$




Biased CS stage with equivalent-input noise sources

CS stage driven from a voltage source



$$S_{vs} = S_{id} |B + DZ_s|^2 + S_{ig} |Z_s|^2$$

CS stage driven from a current source



$$S_{is} = S_{id} |BY_s + D|^2 + S_{ig}$$

Correlation between both sources needs to be accounted for.

$$v_n^2 = \int_{f_{min}}^{f_{max}} 4kTR_s \left(1 + \left(\frac{n\Gamma}{g_m R_s} + g_m R_s n\Gamma \frac{f^2}{f_T^2}\right) \left(1 + \frac{\alpha f_T}{f}\right)\right) df$$

$$v_n^2 = 4kTR_s \int_{f_{min}}^{f_{max}} \left(1 + n\Gamma \left(\frac{1}{2\pi f} \frac{\alpha}{R_s c_{iss}} + \frac{1}{R_s g_m} + 2\pi f c_{iss} \alpha R_s + g_m R_s \frac{f^2}{f_T^2}\right)\right) df$$

Procedure for finding the best noise performance:

1. Lowest RMS value:

Write g_m , f_T and c_{iss} as a function of IC , W , L . Find a solution that satisfies the requirements (partial derivatives)

2. Lowest floor noise:

Short and wide channel operating in high inversion:

$$S_{v, floor} = 4kTR_s \left(1 + \frac{n\Gamma}{R_s g_m}\right)$$

3. Low level of 1/f noise:

Large input capacitance:


$$S_{v, \frac{1}{f}} = \frac{2kTn\Gamma \alpha}{\pi c_{iss}} \frac{1}{f}$$

4. Low level of high-frequency noise (gate-induced noise)

Short and narrow channel operating in high inversion (low transconductance, high cut-off frequency):

$$v_n^2 = 4kTn\Gamma g_m R_s^2 \left(\frac{\alpha f}{f_T} + \frac{f^2}{f_T^2}\right)$$

CS stage driven from a capacitive voltage source



$$S_{vs} = 4kTn\Gamma g_m \left| -\frac{1}{g_m} - \frac{jf}{f_T} \frac{1}{j2\pi f C_s} \right|^2 \left(1 + \frac{\alpha f_T}{f}\right)$$

$$S_{vs} = \frac{4kTn\Gamma}{g_m} \left(1 + \frac{c_{iss}}{C_s}\right)^2 \left(1 + \frac{\alpha f_T}{f}\right) = \frac{4kTn\Gamma}{2\pi f_T c_{iss}} \left(1 + \frac{c_{iss}}{C_s}\right)^2 \left(1 + \frac{\alpha f_T}{f}\right)$$

Optimum if $c_{iss} = C_s$

$$S_{vs} = \frac{16kTn\Gamma}{g_m} \left(1 + \frac{\alpha f_T}{f}\right) = \frac{16kTn\Gamma}{g_m} \left(1 + \frac{\alpha g_m}{2\pi f C_s}\right) = S_{floor} \left(1 + \frac{f_\ell}{f}\right)$$

Design equation g_m :

$$\frac{16kTn\Gamma}{S_{v, floor}} \leq g_m \leq f_\ell \frac{2\pi C_s}{\alpha} \quad \alpha = \frac{K_F \pi}{3kTn\Gamma}$$

Solution if:

$$\frac{8}{S_{v, floor}} < f_\ell \frac{3C_s}{K_F}$$

If not: **SHOW STOPPER**


Or:

$$\text{technology Parameter} \rightarrow \frac{8}{3} K_F < S_f f_\ell C_s \leftarrow \text{Application requirements}$$


Antenna conversion length: 0.5m
Antenna conversion gain: 0.5m
Antenna E-field referred noise: see application description.

SLiCAP MOS noise model

Symbol



Subcircuit




$$S_i = \frac{4kT}{R_N} \left(1 + \frac{f_\ell}{f}\right)$$

Right half-plane zero is not modeled

Design of noise performance

CS stage driven from a resistive source

$$S_v = 4kTR_s \left(1 + \left(\frac{n\Gamma}{g_m R_s} + g_m R_s n\Gamma \frac{f^2}{f_T^2}\right) \left(1 + \frac{\alpha f_T}{f}\right)\right)$$



optimization at constant L and IC: Current and transconductance increase with device width





$$4kTR_s^2 n\Gamma g_m \frac{f^2}{f_T^2}$$

$$v_n^2 = \int_{f_{min}}^{f_{max}} 4kTR_s \left(1 + \left(\frac{n\Gamma}{g_m R_s} + g_m R_s n\Gamma \frac{f^2}{f_T^2}\right) \left(1 + \frac{\alpha f_T}{f}\right)\right) df$$

$$g_m = 2\pi f_T c_{iss}$$

$$v_n^2 = 4kTR_s \int_{f_{min}}^{f_{max}} \left(1 + n\Gamma \left(\frac{1}{2\pi f} \frac{\alpha}{R_s c_{iss}} + \frac{1}{R_s g_m} + 2\pi f c_{iss} \alpha R_s + g_m R_s \frac{f^2}{f_T^2}\right)\right) df$$

Voltage noise NMOS



Other source types

Similar procedure, different conclusions.

Design equations

Relations between performance parameters, cost factors and design parameters.



(c) 2021 Anton Montagne
anton@montagne.nl
<https://www.analog-electronics.eu>