Class AB amplifiers with OpAmps and discrete transistors

Class AB output stage

Stable bias

- Copy biasing from opamp

(feedback biasing)

 $I_P + I_N + I_o = 0$

 $I_P \approx \frac{1}{2} \left(\operatorname{sgn} I_o + 1 \right) I_o + I_Q$

 $I_N \approx \frac{1}{2} (\operatorname{sgn} I_o - 1) I_o - I_Q$

Measure and control the bias

Rail to rail output



Ľ \sim

Class AB power current driver



Small-signal equivalent circuit



Modeling aspects

Bandwidth limitation of BJT can be modeled in the CCCS Output capacitances Q1 and Q2 added to CM input capacitance of A2

Dynamic behavior can be investigated for different values of source, sink, or quiescent current:

Parameterize component values of small-signal MOS model Use different parameter sets for source, sink or quiescent behavior Model the current dependency of the MOS tansconductance



Convert power current driver drive into integrator Replace R7 with integration capacitor Create feedback path with current sense resistor and difference amplifier



 ${\it A}_{\it d}~$ Voltage gain of difference amplifier $I_a = R_2 = 1 (1 + R_4)$

$$I_i = R_1 R_3 \ sC_i \left(1 + R_5 \right)$$

$$\begin{array}{c} A_d & \overbrace{RIO}_{k_1R_3} \\ R6, R10 \\ arawn \\ externally \end{array} \qquad \begin{array}{c} R_s \\ R_s \\ A_d \end{array} \qquad \begin{array}{c} C_s = \frac{R_s}{V_1} = \frac{R_s}{R_{10}A_sR_s} \\ LP_1 = \frac{R_s}{R_1R_3} \frac{A_sR_s}{R_6C_1} \left(1 + \frac{R_s}{R_5}\right) \\ C_i = \frac{R_s}{R_1R_3} \frac{1}{GR_{10}\pi E} \left(1 + \frac{R_s}{R_5}\right) \\ \end{array}$$

The loop gain in the main amplifier of the power current driver is propotional with the integration capacitamce A large bandwidth can be obtained using an extra integrator. Use a dual integrator with phantom zero for a low-distortion wide-band class AB driver.

Design the circuit such that all other poles are non-dominant. Frequency compensation in the power transadmittance stages can be accomplished with a phantom zero: - Capacitor across R4

Inductor in series with R3



 $G = \frac{I_m}{V_i} = \frac{R_{11}}{R_{10}A_dR_s}$ $\mathrm{LP}_2 = \frac{R_2}{R_1 R_3} \frac{A_d R_s}{R_{11} R_6 C_i C_{i2}} \left(1 + \frac{R_4}{R_5}\right) \qquad \qquad B = \frac{1}{2\pi} \sqrt{\mathrm{LP}_2}$ $C_{i_2} = \frac{R_2}{R_1 R_3} \frac{1}{4\pi^2 B^2 R_{10} G R_6 C_i} \left(1 + \frac{R_4}{R_5}\right) C_{\text{phz}} = \frac{1}{\sqrt{2}\pi B R_{11}}$

Design sequence

- 1. Select the power transistors; consider drive capability, dissipation and cooling.
- 2. Select current sense resistor and divverence amplifier; consider noise and offset (drift) for the amplifier and power dissipation and temperature coefficient for the sense resistor.
- 3. Assume reasonable budgets for quiescent current and current drive capability for the main opamp and design R2 and the power transadmittance with a bandwidth at least five times larger than the required bandwith of the total circuit.
- Design the main amplifier consider the drive requirements for R1 (no voltage or current clipping or slew-rate limitation) 5. Design R6 and the integration capacitance such that the
- integrator bandwidth (servo function) is at least five times the required bandwidth for the complete circuit.
- 6. Select the BJTs (power dissipation)
- 7. Design the first integrator.



High-voltage class AB output stages

- High-voltage Si or SiC transistors



Symbol	Parameter	Value	Unit	Test Conditions	Not
Visno	Drain- Source Voltage	1700	v	Vm = 0%(1 ₂ = 100 pA	
$V_{\rm Direct}$	Gate-Source Voltage	-10/+25	v	Absolute maximum values	
V ₂₅₀	Gate-Source Voltage	-5/+20	v	Recommended operational values	
I.	Continuous Drain Current	5.0	^	V ₆₈ =29 X; T _C =25°C	Fig.1
		3.5		V _{III} = 20 X, T _C = 100°C	
Install	Pulsed Drain Current	6.0	A	Pulse width t _e limited by T _{pres}	Fig. 2
Ρ,	Power Dissipation	60	w	T,=25°C, T,= 150 °C	Fig.2
T_j,T_{reg}	Operating Junction and Storage Temperature	-55 to +150	ъ		Γ
Τ,	Solder Temperature	260	'e	1.6mm (0.065") from case for 10s	
м,	Mounting Torque	1	Nm	M3 or 6-32 screw	Т



Symbol	Parameter		1792				Note
	0	- T	Ten	Max	Unit	Test Confitients	
icte (1): who Thermal (n using SC Body Diode the maximum recomm Characteristics	ended V _{ca} 1	-54				
L.	Peak Reverse Recovery Current	3		A			
٩.	Reverse Recovery Charge	21		- 10	1	(= 1.2 kV K/dt = 1135 A/µs	Note 1
5	Reverse Recovery Time	20				== 5 V, I_{_{10}} = 2.4 T, = 150 °C	
	Continuous Diode Forward Current		4	A	7	-2510	Note 1

Analog Bias Computation and Control



. :**∀**:

Can be used as core amplifier in:

High-voltage class AB current drivers

High-voltage class AB charge drivers

HCNR200 and HCNR20

Data Sheet

Lead Phifree RoH5 6 fully complant hat still, ondat gate cold-active day by paint



Avago

Stacked transistors

Alternative for high-voltage

Resistor values s as large as possible (gate leakage current) Capacitor values as small as possible (tolerances on gate drain capacitance)





Unit step response of the voltage driver



55Vpp, 500Hz, 3.6Ohm Overdrive, 500Hz, 3.6Ohm 50Vpp, 10kHz, 3.6Ohm







PCB top

 V_D

•• •

High-voltage class Voltage drivers Add loop integrator and design all other poles non dominant.

Over-all feedback reduces effect of gain mismatch between source and sink drivers.



PCB bottom



- Bandwidth 20kHz
- Ouiescent current 1mA
- Load voltage 600Vpp





PZ analysis results

Gain type: gain

DC gain = -49.75

pole	Re [Hz]	lm [Hz]	Mag [Hz]	Q
p_1	-1.978e+4	-1.629e+4	2.562e+4	0.6477
p ₂	-1.978e+4	1.629e+4	2.562e+4	0.6477
p ₃	-9.077e+4		9.077e+4	
p4	-2.435e+5		2.435e+5	
p5	-7.893e+5		7.893e+5	
p ₆	-1.703e+6		1.703e+6	
p ₇	-4.793e+6		4.793e+6	
p8	-6.583e+6		6.583e+6	
p 9	-1.731e+7	-1.775e+7	2.479e+7	0.7160
p ₁₀	-1.731e+7	1.775e+7	2.479e+7	0.7160
p ₁₁	-1.064e+8		1.064e+8	
p ₁₂	-1.116e+8		1.116e+8	
p ₁₃	-1.155e+8		1.155e+8	
p ₁₄	-9.232e+8		9.232e+8	
p ₁₅	-1.356e+9		1.356e+9	
zero	Re [Hz]	lm [Hz]	Mag [Hz]	Q
z_1	-2.411e+5		2.411e+5	
z2	2.102e+6		2.102e+6	
z3	6.693e+5	-2.395e+6	2.487e+6	1.858
Z4	6.693e+5	2.395e+6	2.487e+6	1.858
Z5	-2.762e+6	-2.364e+6	3.636e+6	0.6580
z ₆	-2.762e+6	2.364e+6	3.636e+6	0.6580
Z7	-5.345e+6		5.345e+6	
z8	-2.476e+7		2.476e+7	
Zg	-1.034e+8		1.034e+8	
Z ₁₀	-1.116e+8		1.116e+8	
z ₁₁	-1.200e+8		1.200e+8	
z ₁₂	-1.639e+8		1.639e+8	
z ₁₃	-7.961e+8		7.961e+8	







(c) 2021 Anton Montagne anton@montagne.nl https://www.analog-electronics.eu **____**_____



400mVpp, 10kHz, 3.60hm



Hum: -130dB

