

Design of application-specific amplifiers with OpAmps

Structured design approach

- Benefits

- First time right
- Predictable results
- Manageable design process
- Guaranteed by design
- Knowledge building

- Features

- Clear distinction between concepts and implementation
- SLiCAP: Python based integrated design and HTML documentation tool
- Use dedicated models for specific performance aspects during various stages of the design


- Practical approach:

1. Specification of performance, environment and costs
2. Concept development
3. Implementation study (technology and components)
4. Circuit engineering
5. Design verification (simulation, prototype, ...)
6. Design documentation (design, production, test, ...)

- Clear theoretical basis:

- Physics
- Signal processing
- Control theory
- Network theory
- Systems engineering


Application Description




Application data:

- Antenna length: 0.5m
- Frequency range: 10kHz - 30MHz
- E-field at antenna: 0.45V_{rms}/m
- Output signal: 0dBm @ 50Ohm
- Power supply voltage: 7V
- Power dissipation < 250mW

Source modeling



Concept development



Implementation study



Data Sheet

Low Noise, 1 GHz
FastFET Op Amps
ADA4817-1/ADA4817-2

FEATURES

- High speed
- 3 dB bandwidth (G = 1, R_L = 100 Ω): 1050 MHz
- Slew rate: 870 V/μs
- 0.1% settling time: 9 ns
- Input bias current: 2 pA typical
- Input capacitance
- Common-mode capacitance: 1.3 pF typical
- Differential mode capacitance: 0.1 pF typical


Low input noise

- Voltage noise: 4 nV/√Hz at 100 kHz
- Current noise: 2.5 fA/√Hz at 100 kHz
- Low distortion: -90 dBc at 10 MHz (G = 1, R_L = 1 kΩ)
- Linear output current: 40 mA
- Supply quiescent current per amplifier: 19 mA typical
- Powered down supply quiescent current per amplifier: 1.5 mA typical


APPLICATIONS

- Photodiode amplifiers
- Data acquisition front ends
- Instrumentation
- Filters
- ADC drivers
- Output buffers



CONNECTION DIAGRAMS






Schematic design



Assembly and test



PCB design



ESD9R3.3S, SZESD9R3.3S

ESD Protection Diode Ultra-Low Capacitance

The ESD9R is designed to provide ESD protection for ASSPs and ASICs used in ultra low current applications such as human body sensors. These devices have been designed for leakage under 1 nA from 0°C to 50°C when turned off. During an ESD event, these devices turn on to clamp the ESD to a safe voltage level for the IC. These devices have the added benefits of low capacitance for high speed data lines and small package size for space constrained designs.

- Specification Features:**
- Ultra-Low Leakage < 1 nA
 - Ultra-Low Capacitance 0.5 pF
 - Low Clamping Voltage
 - Small Body Outline Dimensions:
 - 0.039" x 0.024" (1.00 mm x 0.60 mm)
 - Low Body Height: 0.016" (0.4 mm)
 - Stand-off Voltage: 3.3 V
 - Response Time < 1.0 ns
 - IEC61000-4-2 Level 4 ESD Protection
 - SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements, AEC-Q101 Qualified and PPAP Capable
 - This is a Pb-Free and Halogen-Free Device

Mechanical Characteristics:

Case: Mold-Free, transfer-molded, thermosetting plastic

Epoxy Meets UL 94 V-0

LEAD FINISH: 100% Matte Sn (Tin)

MOUNTING POSITION: Any

QUALIFIED MAX REFLOW TEMPERATURE: 260°C

Device Meets MSL 1 Requirements

Device	Package	Shipping*
ESD9R3.3ST5G	SOD-923 (Pb-Free)	8000 / Tape & Reel
SZESD9R3.3ST5G	SOD-923 (Pb-Free)	8000 / Tape & Reel

*For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD0011D.

DEVICE MARKING INFORMATION

See specific marking information in the device marking column of the Electrical Characteristics tables starting on page 14 of this data sheet.